Fertig machen wenn alles veröffentlicht ist
|
Tickets:
|
It serves as a preview of the planned updates of the CPLD firmware and the change/expansion of the controller signals of the 4x5 modules. Last change: |
Company | Trenz Electronic GmbH |
---|---|
AVN Number | AVN-20220506 |
Title | AVN-20220506 4 x 5 modules controller IOs redefinition |
Subject | Information about 4 x 5 module controller IO rework |
Issue Date | 2022-05-06 |
This change affects all Trenz Electronic 4 x 5 SOM and Carriers*.
Affected Product | Effected Changes | Status* | CPLD | Change Log current development state | Link to current firmware description |
---|---|---|---|---|---|
TEM0007 | #? | Unprocessed | LCMXO2-256HC | currently not available | |
TE0710 | #? | Unprocessed | LCMXO2-256HC | TE0710 CPLD | |
TE0711 | #? | Unprocessed | LCMXO2-256HC | TE0711 CPLD | |
TE0712 | #3,#4,#5,#6 | Test phase | LCMXO2-256HC |
| TE0712 CPLD |
TE0713 | #? | Unprocessed | LCMXO2-256HC | TE0713 CPLD | |
TE0715 | #1,#2,#3,#4,#5,#6 | Test phase | LCMXO2-256HC |
| TE0715 CPLD |
TE0720 | #1,#2,#5,#6,#7 (#4 since CPLD Rev06) | Test phase | LCMXO2-1200HC |
| TE0720 CPLD |
TE0741 | #? | Unprocessed | LCMXO2-256HC | TE0741 CPLD | |
TE0820 | #1,#2,#3,#4,#5,#6 | Processing | LCMXO2-256HC |
| TE0820 CPLD |
TE0821 | #1,#2,#3,#4,#5,#6 | Processing | LCMXO2-256HC |
| TE0821 CPLD |
TE0823 | #1,#2,#3,#4,#5,#6 | Processing | LCMXO2-256HC |
| TE0823 CPLD |
TE0841 | #? | Unprocessed | LCMXO2-256HC | TE0841 CPLD | |
TE0701 | #2, #4 | Test phase | LCMXO2-1200HC |
| TE0701 CPLD |
TE0703 | #? | Unprocessed | LCMXO2-1200HC | TE0703 CPLD - CC703S | |
TE0705 | #2, #3, #4 | Test phase | LCMXO2-1200HC |
| TE0705 CPLD |
TE0706 | #? | HW changes | --- | --- | --- |
TEBA0841 | #? | HW changes | --- | --- | --- |
TEF1002 | #? | Unprocessed | 10M08 | TEF1002 SC CPLD MAX10 | |
TEB0707 | #? | Unprocessed | 10M08 | TEB0707 MAX10 CPLD |
*Status:
Type: Improvement
Reason: Add possibility for Zynq modules to change boot
Impact: Depends custom carrier realisation. Mostly none.
Standardization:
Name | Module B2B Pin | Carrier B2B Pin | Direction | CPLD Pullup active | Changes |
---|---|---|---|---|---|
JTAGSEL | JM1-89 | JB1-90 | in | --- |
|
SC_EN1 | JM1-28 | JB1-27 | in | yes |
|
SC_NOSEQ | JM1-7 | JB1-8 | inout | yes |
|
SC_PGOOD | JM1-30 | JB1-29 | inout | yes |
|
SC_BOOTMODE | JM1-32 | JB1-31 | in | yes |
|
See also 4 x 5 SoM Integration Guide#4x5SoMIntegrationGuide-4x5ModuleControllerIOs
Type: Improvement
Reason: Add possibility for Zynq modules to support more boot modes (mostly QSPI, SD, JTAG). JTAG only boot mode is needed for QSPI Programming with newer Vivado Version. See AR#00002 - QSPI Programming issues
Impact: None.
Type: Improvement
Reason: Add possibility for to used this pin as multifunction pin. Options depends on the module
Impact: None, as long as this pin was used as module input or bidirectional signal
Type: Improvement
Reason: Add timing constrain to JTAG signal to improve signal quality
Impact: None.
Type: Improvement
Reason: Add possibility to identify CPLD Firmware via FPGA. Interface depends on module (I2C, MDIO,...)
Impact: None.
Type: Improvement
Reason: Add new module depended features to the CPLD functionality, see CPLD description
Impact: None.
Type: Bugfix
Reason: Fixed some insignificant bugs, see CPLD description
Impact: None.
Depending on Module series, new feature to read CPLD Firmware version was added.
If you have any questions related to this AVN, please contact Trenz Electronics Technical Support at
phone
national calls: 05741 3200-0
international calls: 0049 5741 3200-0
Any projected dates in this AVN are based on the most current product information at the time this AVN is being issued, but they may change due to unforeseen circumstances. For the latest schedule and any other information, please contact your local Trenz Electronic sales office, technical support or local distributor.
This AVN follows JEDEC Standard J-STD-046.